Loading Events

This event has passed.

Leveraging Constraint Sets for DDRx Design in Allegro X

March 26 @ 11:00 am - 11:30 am

Live

Webinar

March 26 @ 11am ET

Leveraging Constraint Sets for DDRx Design in Allegro X

Today’s PCB designers must create increasingly complex boards and systems. With tighter design densities and a demand for faster turnaround times, they must quickly route critical signals while staying within electrical and physical constraints. Allegro X simplifies this process with advanced routing tools that help speed up the routing of high-speed signals. Utilizing a constraint-driven design approach, PCB designers can rapidly route and verify complex bus structures. 

Join a webinar by Cadence and learn about:

  • Define impedance requirements through the Cross Section Editor
  • Use Constraint Sets (CSets) to apply rules to bus structures -e.g. DDRx buses quickly 
  • Leverage Timing vision to route signals
  • Use Auto-interactive delay tuning to verify compliance with constraints

 

Save your spot now, we hope to see you there.

Organizer

Cadence Design Systems

Phone:

Email:

Categories: