BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//CAD MicroSolutions Inc. - ECPv6.15.20//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:CAD MicroSolutions Inc.
X-ORIGINAL-URL:https://www.cadmicro.com
X-WR-CALDESC:Events for CAD MicroSolutions Inc.
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Toronto
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20230312T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20231105T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20240310T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20241103T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20250309T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20251102T060000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Toronto:20240925T110000
DTEND;TZID=America/Toronto:20240925T113000
DTSTAMP:20260528T092214
CREATED:20240911T133917Z
LAST-MODIFIED:20240916T130112Z
UID:65913-1727262000-1727263800@www.cadmicro.com
SUMMARY:Schematic Accelerators: Ensuring Design Intent & Reliability
DESCRIPTION:Live				\n				\n					\n		\n				\n			\n						\n				\n					Webinar				\n				\n					\n		\n					\n		\n				\n				\n					September 25 @ 11am ET				\n				\n				\n				\n							\n			\n						\n		\n						\n				\n				\n				\n					Schematic Accelerators: Ensuring Design Intent & Reliability				\n				\n					\n		\n					\n		\n				\n						\n					\n			\n						\n				\n									Today’s electrical engineers are required to perform a variety of tasks using many tools to produce a single PCB design. This includes capturing design intent\, analyzing that they meet requirements\, and testing in the lab. With the EE Cockpit in Allegro X\, electrical engineers have more power than ever before to navigate through the design process\, utilize automation tools and schematic accelerators to help cut down repetitive tasks\, optimize processes and address reliability risks within the design.  Some topics that will be covered during the webinar: Early layout planning and placement in an environment tailored to an Electrical EngineerBoost productivity with design reuse\, data management\, and variant managementQuickly create bypass rails and verify capacitor values and quantity with the new Bypass Capacitor WizardShift left in-design analysis for verification during the design phase Topology exploration for pre- and post-layout\, signal analysis\, and validation  Save your spot now\, we hope to see you there! 								\n				\n				\n				\n									\n					\n						\n									Register Now
URL:https://www.cadmicro.com/event/schematic-accelerators-ensuring-design-intent-reliability/
CATEGORIES:Webinar
ATTACH;FMTTYPE=image/png:https://www.cadmicro.com/wp-content/uploads/pcb-website.png
END:VEVENT
END:VCALENDAR