BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//CAD MicroSolutions Inc. - ECPv6.15.20//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:CAD MicroSolutions Inc.
X-ORIGINAL-URL:https://www.cadmicro.com
X-WR-CALDESC:Events for CAD MicroSolutions Inc.
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Toronto
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20230312T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20231105T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20240310T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20241103T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20250309T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20251102T060000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Toronto:20241120T110000
DTEND;TZID=America/Toronto:20241120T113000
DTSTAMP:20260523T174520
CREATED:20241104T145359Z
LAST-MODIFIED:20241104T145654Z
UID:67971-1732100400-1732102200@www.cadmicro.com
SUMMARY:Accelerating System Design Creation with Integrated Analysis
DESCRIPTION:Live				\n				\n					\n		\n				\n			\n						\n				\n					Webinar				\n				\n					\n		\n					\n		\n				\n				\n					November 20 @ 11am ET				\n				\n				\n				\n							\n			\n						\n		\n						\n				\n				\n				\n					Accelerating System Design Creation with Integrated Analysis				\n				\n					\n		\n					\n		\n				\n						\n					\n			\n						\n				\n									With the EE Cockpit in Allegro X System Capture\, electrical engineers can run analyses during the schematic design phase without needing complicated analysis setups or specialized models to get meaningful results. With in-design analysis\, they can provide accurate constraints to the PCB designer and verify that these constraints are met after the design is routed. Additionally\, EEs can perform power integrity (PI) and thermal analysis to ensure a high-quality PDN design. Join a live webinar by Cadence where they’ll cover: Topology exploration to do pre-route “what if” analysis and drive meaningful constraints to the PCB layout designerPI analysis with easy setup of the design’s power topologyThermal analysis integration to ensure that board-level thermal constraints are met  Save your spot soon\, we hope to see you there! 								\n				\n				\n				\n									\n					\n						\n									Register Now
URL:https://www.cadmicro.com/event/accelerating-system-design-creation-with-integrated-analysis/
CATEGORIES:Webinar
ATTACH;FMTTYPE=image/jpeg:https://www.cadmicro.com/wp-content/uploads/Allegro-X-Nov-20-Webinar-Website.jpg
END:VEVENT
END:VCALENDAR